A level density analyzer for shipboard RFI measurements by Arneson, Dennis C. & Ohlson, John E.
LIBRARY
TBCilNICAl REPORT SECTION
NAVAl T E SCHOOL




A LEVEL DENSITY ANALYZER







Approved for public release: Distribution unlimited
A task under the Shipboard RFI in UHF SATCOM Project
Prepared for:









The design and construction of a LEVEL DENSITY ANALYZER for use in the
measurement of shipboard RADIO FREQUENCY INTERFERENCE consisted of integrating
various analog and digital integrated circuits and related electronic compon-
ents to enable accurate level analysis of a broad range of analog signals
including noise and/or electromagnetic waves which constitute radio frequency
interference. The overall design and system goals were to be able to adequately
sample an analog signal, classify it, convert the classification to digital
data and provide outputs to be logged either by manual or magnetic tape means.
The design and construction efforts efficiently and economically achieved these
goals.
UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)
REPORT DOCUMENTATION PAGE READ INSTRUCTIONSBEFORE COMPLETING FORM
I. REPORT NUMBER
NPS-620L76107
2. GOVT ACCESSION NO 3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle)
A LEVEL DENSITY ANALYZER
FOR SHIPBOARD RFI MEASUREMENTS
5. TYPE OF REPORT & PERIOD COVERED
Task report




8. CONTRACT OR GRANT NUMBERfa)
9. PERFORMING ORGANIZATION NAME AND ADDRESS
Naval Postgraduate School
Monterey, CA 93940
10. PROGRAM ELEMENT. PROJECT, TASK
AREA a. WORK UNIT NUMBERS
N0003976WRT9053
II. CONTROLLING OFFICE NAME AND ADORESS





13. NUMBER OF PAGES
83




16. DISTRIBUTION STATEMENT (ot thia Report)
Approved for public release; distribution unlimited
17. DISTRIBUTION STATEMENT (ot the abatract entered In Block 20, It different from Report)
18. SUPPLEMENTARY NOTES
19. KEY WORDS (Continue on reverae aide It neceaaary and identify by block number)
Radio Frequency Interference
20. ABSTRACT (Continue on reverae aide If neceaeary and Identify by block number)
The design and construction of a LEVEL DENSITY ANALYZER for use in the
measurement of shipboard RADIO FREQUENCY INTERFERENCE consisted of
integrating various analog and digital integrated circuits and related
electronic components to enable accurate level analysis of a broad
range of analog signals including noise and/or electromagnetic waves
which constitute radio frequency interference. The overall design
DD 1 jan
M
73 1473 EDITION OF 1 NOV 65 IS OBSOLETE
S/N 0102-014-6601 |
UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)
UNCLASSIFIED
-LCUK1TY CLASSIFICATION OF THIS P AGEfWhen Data Entered)
and system goals were to be able to adequately sample an analog signal
classify it, convert the classification to digital data and provide
outputs to be logged either by manual or magnetic tape means. The
design and construction efforts efficiently and economically achieved
these goals.
UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGEfWTien Data Ent
TABLE OF CONTENTS
I. IKIECEOCTION 4
II. DESIGli PARAMETERS 8
III. ANAICG SYSTEM DESIGN 11
A. PREAMPLIFIER 11
B. AKALOG LEVEL DETECTION 14
IV. DIGITAL SYSTEM LOGIC DESIGN 21
A. I&IBODUCTION 21
B. DIGITAL ItfPUT CIRCUIT 22
C. DIGITAL COUNTERS 26
D. TIMING FUNCTIONS 22
E. CCKTBOL FUNCTIONS 38
F. RECORDER DATA OUTPUT 45
G. CCTPU1 DATA TEST CIRCUIT 46
H. MISCELLANEOUS CIRCUITS 51
1. Scan Signal Buffer 51
2. Test Oscillator 51
V. PCSEE SUPPLY SYSTEM 53
VI. PHYSICAL CONSTRUCTION 57
Appendix i: CALIEEATION PROCEDURES 60
Appendix E: OPERATING PROCEDURES 64
Appendix C: PRINTED CIRCUIT BOARD SCHEMATIC DIAGRAMS... 68
Appendix L: SYSTEM PHOTOS 75
LIST OF EEFEBENCES 81
INITIAL EIS1EIEUTICN LIST..., 82
LIST OF FIGURES 2
LIST 01 FIGURES
1. RFI Measurement System Block Eiagram 6
2. Level tensity Analyzer Block Diagram 9
3. Differertial Input Amplifier H
4. Summing Differential Amplifier 13
5. Analog Vcltage Comparator... 15
6. Comparison Point Switching 17
7. Comparator Hysteresis 19
8. Ccmparatcr Counter Interface Circuits. .» 23
9. Digit Tiaing 28
10. LSD and MSD Counter Gate Circuit 29
11. LSD and KSD Counter Data Multiplexing... 30
12. LED Display Multiplex Circuits 31
13. Timing Signal Circuits 34
14. Scan and Recorder Reference Offset ~ 35
15. Ccnticl Circuits 41
16. Final Output Cultiplex Signal - 43
17. Circuitry for One Bit of Data Out 45
18. Output Data Test Circuit 49
19. Power System Siring and Logic 55
20. Analog Circuit Beard Schematic 69
2
21. Counter Circuit Board Schematic 70
22. Digital Input Circuit Board Schematic 71
23. Contrcl/liming Circuit Board Schematic 72
24. Heccrdei Data Output Circuit Eoard Schematic 73
25. Output lata Test Circuit Ecard Schematic 74
26. Analcg Printed Circuit Board Component Layout 76
27. IDA Ircnt Panel 77
28. LDA Catinet Interior 78
29. LDA Circuit Eoard Placement Diagram 79
30. Deck Ccntrcl Eox/Tape Recorder front Pacel 80
I. INTBODOCTICN
Why is there a need to design and construct a Level
Density analyzer System for use in shipboard measurement of
Badic Frequency Interference?
The relatively new technology of satellite
communications has prompted the Navy tc implement the
development and installation of a viable and effective Fleet
Satellite Communication System. A satellite communication
system affcrds several advantages that have teen
unrealizable in the past, and the most important advantage
is the ability to communicate long range to remote
geographical positions throughout the world. In th€ past
lcng range communications has depended on the HF spectrum in
which radio signals are subject to the effect of numerous
variations and disturbances in the propagation channel. The
perturbations in the propagation channel result frca such
effects as sunspot cycles, ionospheric density variations,
weather activity, nan-made background noise levels and radio
freguency interference (BFI) caused by the vast number of
emitters sharing the high freguency spectrum. In addition
effective lcng range communications was generally maintained
cnlj by use of relatively high powered transmitters and
physically large antenna sites. The intrcduction cf an
orbital satellite relay station, on the other hand, has made
long range communications possible with lower power
transmitters and correspondingly smaller antenna
installations radiating modulated signals in the UHF and SHF
bands.
Communications via satellite, however, is not without
problems. Tie use cf lower power tranmsitters at UHF and SHF
results ir very small power densities at the antennas ci the
communications receiver systems. The large distances
involved in the propagation channel (ground to satellite and
satellite to ground) plus the effects cf atmospheric
scattering and attenuation greatly challenge the design of
sensitive receiver and signal processing systems. With
these inherent problems at the receive terminals the
presence cf RADIO FREQUENCY INTERFERENCE is detrimental to
the effectiveness cf the satellite communications system.
The sources and/cr effects of RFI must be controlled or
reduced to increase and maintain the quality and reliability
of the comiiunications system. This problem is of even
greater importance when the ground receive terminals are
located in the closed environment of Navy ships which are
eguipped with a large number and variety of emitters
operating at frequencies throughout the radio spectrua. In
addition the close pxoximity of motors, generators and ether
electrical and mechanical systems add to the potential of
radio frequency interference. All of these electromagnetic
field (EM) sources potentially combine to produce undesired
intermodulaticn products, high order harmonics and increased
background ncise levels which reduce the effectiveness of
the receiver systeii.
The prcblem then is to develop procedures and hardware
to reduce the effects of radio frequency interference; and,
just as in any prcblem solution, the first step is to
carefully define the problem and all cf the relating
parameters. Therefore the electromagnetic environment of
ships at sea and in port must be accurately characterized
fcithin the radio frequency spectrum of interest. The
frequency hard available for Navy satellite communications
is in the DHF spectrum from 240 to 400 MHz. The
characterizaticn of the shipboard electromagnetic
environment in this band must include determination of
background ncise levels, the statistics ex impulse noise
levels and their rate of occurence, the effects of
intermodulaticn products, the effects of spectrum splatter
due to radar and other communications equipment ard the
power levels of HE and VHF higher order harmonics within the
OHE hand. The characterization must be further divided
to include the EM environments of several selected and
representative classes of Navy ships.
This wcrk reports on the design, contruction, testing,
application and maintenance of an instrumentation system
designed to provide a source of data for the statistical
analysis cf impulse noise levels, background noise levels
and impulse occurrence rate. The system is defined as a










Eicure 1, EFI Measurement System Block Diagram
The LEA *as designed to interface with a complete RFI
Measurement Sjstem illustrated in block diagram fcrm in
Figure 1. Fcllowing through the block diagram, signals in
the 24C-40C MHz band are received by a conical log spiral
antenna and passed through one of five bandpass filters
which are selectable by remote control from a 'Deck Ccntrol
Box».» The selectable bands are 240-272, 272-304, 304-336,
326-368, and 368-430 MHz. The signals from one cf the
filters are coupled to the HF preamplifier where they are
amplified and cabled to the RF/Blanker System. 2 In the RF
system the signal is processed to provide a blanking pulse
to the EF channel whenever a large amplitude pulse-like
signal is received. The RF system also receives an input
frcm an external lccal oscillator which is mixed with the RF
signal tc provide an IF signal for the blanking circuitry
and the IF amplifier System. The local oscillator which is
a synthesized signal generator is normally set 30 MHz below
the inccming RF signal to produce a 30 MHz IF. The signal
frcm the RF/Elanker System is connected to the input of the
IF Amplifier/Detector System 3 which provides final
prccessing of the signal before being connected to the IDA.
In the IF system the signal is amplified and passed through
one of three bandpass filters— 3 KHz, 10 KHz or 30 Kifz—to
the input cf a logarithmic amplifier. This amplifier
detects the signal and provides a band limited signal with a
very broad dynamic range to the LDA System.
Fictcrial information related to the level Density
Analyzer System including photos and schematic diagrams is
contained in Appendixes C and D.
II. DESIGN PARAMETERS
The development of a system to provide data fcr the
statistical analysis of an electromagnetic environment has
mandated the following criteria to achieve the desired
design gcals. The system signal processing had to function
on a video signal which was processed by the log amplifier
cf the IF system and connected to the LDA in the form of a
baseband signal with a bandwidth of 1.5 KHz to 15 KHz and an
amplitude dynaaic range of from to 7.5 volts peak. The
signal had to be sampled and accurately amplitude
classified, and the classification had to encompass a wide
dynamic range frpm up to approximately 50 dB in
predetermined increments of either 3 dB or 10 dB. A wide
range cf selectable sampling time periods from 1 tc 1000
seconds was reguired^ and the system sampling process had to
have provisions for an automatic 'run 1 feature. At the end
cf the sanpling cycle resultant data output from the system
had to be legged by a digital tape recording system. The
physical parameters of the system had tc be such that the
instrument package was light in weight, snail in physical
size, and immune to the effects of RPI and power
interruptions. The desired electrical characteristics
included lew power consumption, noise and interference
imaunity, reliability, maintainability and ease of
operation. The system finally had to electronically
interface with the IE/Detector Signal Processing System and
the BE Elanking System which reduced the effects of high
amplitude pulse interference such as a high power radar by
developing pulses to 'blank* the RF channel of the HEI
Measurement System and to be counted by the LDA System.
Referring to the LDA system blcck diagraa in Figure 2
the specified basic operation of the system was to sample
the input analog signals for a selected pericd of time.
vioeo PHOW
figure 2. level Density Analyzer Blcck Diagram
During this period ,of time each sample was to be classified
by amplitude, and each classification was tc generate a
signal tc enable a series of fixed pericd counters. The
effect was tc count the actual percentage cf the time period
that the analog input signal was determined to be sithin
specified level increments. For example if the input signal
was at a constant level of -50 dEm throughout the sanpling
period, it would be expected that the counter associated
with the -50 dBm level would display a number representing
100* of the sanpling period. The sampling periods were to
be integer powers of ten in order to provide a direct
percentage readout and an indication of the probability
density cf tte input signal characteristics. Either 3 dE or
1C dB increments of dynamic range were to be selectable by
external ccntrcl, and the dual selection capability would
result in five discrete levels of input signal
discrimination for each of the selectable dynamic range
increments thus providing an overall discrimination of ten
different discrete signal levels.
At the temination of a sampling period the accumulated
data and the actual time of completion of the cycle was to
be provided as output data both to a digital tape recorder
and a visual display which provided a means for verification
cf proper system operation and a source of data for legging
by hand should the recording system fail.
Initiaticn of subsequent sampling periods could be
inplemented manually or automatically with provisions for
halting cr resetting the system cycle at any point.
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figure 3. Differential Input Amplifier
The C tc 15 KHz logarithmic bandlimited input signals
are susceptirle to BFI, power line noise and ground Icops
which might drastically reduce the effectiveness and
efficiency cf the system signal processing; therefore
extreme care was exercised in designing a tuffer
preamplifier to amplify the input signal frcm the
If/Detectcr Systeo. The parameters reguired for input
suffering were high common mode rejection, relatively large
tandwidth, fast slew rate, and good supply voltage
rejection. The devj.ce chosen for this function vas a
National Semiconductor LM318 precision high speed
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operational amplifier which offers typical specifications of
a 50 vclt/usec slew rate, 100 dB common mode rejection
ratio, 8C d£ power supply rejection ratio and a 1 MHz large
signal frequency response characteristic. The LM318
application notes 4 were utilized to develop the input
buffering differential amplifier circuit shewn in Pigtre 3.
The gain cf an inverting differential amplifier under
ideal conditions is given by:
R3
AO - - - <1>
where R1 is the input resistance of the amplifier and E3 is
the feedback resistance, and because the operational
amplifier inherently tends to amplify the difference between
the inverting and noninverting inputs; signals such as
induced BFI which are common to both inputs are amplified on
the order cf 100 dB less than a signal applied to only one
input cf the operational amplifier.
To achieve unity gain according to equation (1)
resistors B1 through R4 were chosen to be of the sanse value.
R1, R2 and B4 were available 7.68 Kohm precision metal film
resistors which have minimal temperature cceficients. R2
and R4 were chosen to have the same value as R1 and R3 in
accordance with operational amplifier application notes 4 to
reduce the effects of input offset current. R3 was chosen
to be a variable 20 turn potentiometer to enable setting in
the system gain. Eypassing the feedback resistor provided
an effective lew pass filter in the feedback circuit which
tended to decrease the gain with an increase in frequency
reducing the potential of interference from high frequency
noise. C1 had a value of 820 pf to provide a flat frequency
response for the amplifier from to 26 KHz. C2 was a
12
manufactcrer recommended value of 10 pf to provide amplifier











figure <4 . Summing Differential Amplifier
The input differential amplifier was cascaded with a
second differential unity gain amplifier. The purpose of
this differential function was to enable summing cf the
input signal with an externally controlled DC bias vcltage
which controlled the LDA threshold during ncrmal operation.
Further reference to the Bias Control and its functior are
found ir. Appendices A and B. The parameters of the second
amplifier were the same as those cf the differential
amplifier at the input, thus the circuit shown in Figure 4
was designed utilizing the LM318 application notes. 4
Again all resistor values were chosen to be the
available 7.68 Kchm metal film resistors, and the feedback
capacitor acd compensation capacitor had the same ncminal
values of 820 pf and 10 pf respectively. Actual circuit
performance was similar to the input differential amplifier
with the added capability to set the DC output level at any
point within the dynamic range cf the operational amplifier
13
ty means cf an external 1000 chra potentiometer which had the
wiper am connected to the noninverting input of the
amplifier and the end terminals connected to the ±12 volt
power supplies respectively.
B. ANAICG IEvEL DETECTION
Tc classify the level of the input signal within the
dynamic ranee cf the preset level intervals the output of
the differential amplifier was parallel connected tc the
inverting inputs of five analog voltage comparators each
with a specified calibrated switching threshold. A
necessary guality of the analog voltage comparators was a
high switchicg speed to enable rapid state changes for any
analog signals witliin a 15 KHz bandwidth. Assuming a
sinusoidal input represented by:
V (t) = A sin wt (2)
the maximum rate of change of signal voltage is given ty the
first derivative cf the function with respect to time as:
V (t) = w»A sin wt (3)
Evaluating this function at t=0 and f=15 KHz the maximum
slew rate of the input signal is approximately 94.2 volts
per second or .0942 mV/usec. Assuming, therefore, that the
jiinimum comparator threshold interval between adjacent
ccuparatcrs was approximately 168 mV, a change of cf .0942
mV is only . C5 6% of each window. Thus a comparator with a
switching time on the order of one microsecond was adequate.
The circuit element chosen on this basis was the Fairchild
14









Figure 5. Analog Voltage Comparator.
This ccmparatcr was specified to have a typical switching
time of 320 nsec with a 2 mV overdrive and was thus suitable
fcr conversion rates well in excess of 15 KHz. Utilizing
published ccaparatcr application notes 6 the circuit shewn in
Figure 5 was designed to provide calibrated analcg to
digital conversion of the input signals, and it included
'hysteresis 1 fcr added noise immunity in the comparator
circuits
.
A voltage comparator simply answers the guestion: Is the
input signal current greater than or less than the value of
the reference current? The comparator circuit shown
produces cne output level (0 volts) when 13 is positive and
a different output level (7 volts) when 13 is negative.
Since the circuit changes state with the change of sign of
13 the ccapariscn point (threshold) occurs when 13 = 0.
Assuming tie summing junction potential is 0:
11 = 12 + 13 <<*)
15
E1 Vref
— = + 13 (5)
H1 R2
and when 13 =
E1 Vref E1
— = or E1 = Vref — (6)
E1 R2 R2
Equation (6) thus provided a simplified means of deternining
necessary ccipcnent values for any combination of reference
and signal vcltages. There is an error caused by vcltage
offset due tc input differential current offset that may be
reduced to almost zero at a given temperature by ensuring
that the value of resistance from the noninverting input to
grcund is equal to the resistance from the inverting input
tc grcund. Ecr circuit design H1 in parallel with R2
closely approximated the value of B3 in parallel with E4.
To prcvide a reasonable load for the input differential
amplifier and also maintain an input impedance much less
than the differential impedance of the comparator, precision
resistors with the value of 11.5 Kohms were chosen fcr R1,
and the values cf R2 were variable tc allow circuit
threshold calibration at any level desired. Increased
system flexibility was realized by switching between two
different values cf R2. Thus the system was calibrated for
3 dE and 10 dE threshold intervals with external selection
ccntrcl. lie switching between different intervals was
easily acccmjlished <by utilization of miniature DIP relays
connected in a SPDT switching arrangement shewn in Figure 6.
The choice cf using printed circuit mounted relays was
extremely desireable to obviate the need to interconnect the
signal lices ty long wires to and from a frcnt panel ssitch,
16
thus the ccly requirement to change comparator threshold
intervals has wiring and a switch to connect the relay coils
to the operating voltage. The use of long signal wires
would have made the entire analog system very susceptirle to












Figure 6. Comparison Point Switching.
In addition to offset voltage compensation resistors R3
and R4 in Figure 5 were utilized to provide a small degree
of hysteresis to prevent circuit oscillations when input
signal levels were near the comparator threshold points.
For example, assume that the threshold of one of the
comparators was exactly 2.0 volts, and the level of the
input signal was also very near 2.0 volts. Any noise en the
input signal would then cause the comparator to randomly
switch states with noise level variations. The use of
positive feedback (hysteresis) , however prevents the
17
ccmparatcr ficm switching between the two output states at
exactly tie same level of input. If the high comparator
ouput state is seven volts, the level fed back tc the




where 'e' is the voltage at the summing junction and the
output vcltage is 7 volts.
The differential nature of the comparator circuit causes
both inputs to te approximately equal; and therefore the
hysteresis vcltage, e, will change the switching threshold
by that ancurt so the input signal must rise to the original
threshold value plus 'e' before the comparator switches
states. Once the output has changed states to volts the
value of 'e 1 decreases to and the input signal must then
decrease tc a value slightly below the actual threshold
vcltage fcefore the comparator switches states again. It
shculd be ncted that a tradeoff between the degree cf ncise
immunity and the accuracy of the comparison point is
reguired. A value of approximately 3 mV was experimentally
determined tc b€ adequate to prevent 'chattering' caused by
system ncise levels.; and to realize a 3 mV hysteresis loop,
eguation (7) was used to find values for B3 and R4. In
addition tc the constraints of equation (7) , the parallel
ccitinaticn cf S3 and R4 was forced to approximately equal
the parallel combination of R1 and R2 to reduce the effects
of input cffset current, so the resultant values were 22
Mchms and 9.1 Kchms for R4 and R3 respectively. The
resultant hysteresis loop of each ccmparator circuit is
shewn in Pigcre 7.
The reference voltage for the ccmparator inputs was
18
app roximatelj -9 vclts which was obtained by use of standard
size resistors, a ENP transistor, a signal diode and a





Figure 7. comparator Hysteresis.
The -9 vclt value for the reference voltage was chosen to
provide an offset from the circuit input negative supply
voltage, -12 vclts, by at least 3 volts in accordance with
macuf act urer specifications. 7 Also -9 vclts ensured an
adeguate dynamic range of comparison for the input signal
level frcm C to 7.5 volts. The circuit design was taken
directly frci the device application notes 7 to convert an
input vcltace of -12 volts to a regualted output of -9
vclts. Ite regulated output, parallel connected to E2 of
each ccmparatcr circuit provided a stable ripple free
voltage reference for each comparator enabling precision
calibration cf each comparator threshold pcint. The circuit
conf iguratic r and component values for the vcltage regualtor
are illustrated in the circuit board schematics in Appendix
C.
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The analog comparator input signal was also connected to
a low pass SC filter in parallel with the inputs tc the
voltage comparators, and the output of the filter was
connected to a tc J00 microam meter to indicate relative
signal levels. The meter was used to calibrate and operate
the system and is thproughly discussed in Appendices A and B
and is illustrated in the schematic section.
The analcg input circuits, differential amplifiers,
comparators and relay switches were ccntructed on a printed
circuit heard which plugged into a standard 18 pin edge
connector. All integrated circuits were mounted en the
printed circuit board using standard DIP IC sockets for easy
reacval and replacement. The circuit board and edge
connector were installed in a tightly covered aluminum box,
and all DC inputs and outputs were wired into the edge
connector through 1000 pf feedthrough capacitors through the
aluainum walls of the box thus ensuring maximua RFI
protection for the sensitive analog circuitry. In addition
power supply and bias voltage leads were coupled through
ferrite beads and capacitively filtered en the printed
circuit beard to further ensure the reducticn of power line
noise. Ire analog input and digital output signals were
coaxially coupled into and out of the aluminum box utilizing
seui-rigid ccaxial cable and standard SMA cable and panel
mount fittiegs for maximum RFI protection of the analog
signals. The aluminum box was mounted directly en the
bottom chassis of the system cabinet allowing easy removal
of the tcp cover of the aluminum box and subsequent system
calibration and maintenance (see Figure 28, Appendix D)
.
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17. DIGITAL SYSTEM LOGIC DESIGN
A. IHTECIDCIICN
To satisfy the requiremennts fcr low power dissipation,
light weight and small physical size, maintainability and
maximum Efl and noise immunity the system digital logic was
designed witt CMOS (Complimentary Metal Oxide Semiconductor)
integrated circuit logic. 8 The result was extremely low
power ccrsunction, up to four volts of noise immurity and
easily replaceable circuit elements consisting of socketed
dual inline integrated circuits. The only ether cempenents
required in the dicital networks were resistors, capacitors
and diodes.
The heart cf the digital logic system was the KOSTEK
50395 Six Decade counter/display decoder Large Scale
Integrated (ISI) circuit. The LSI counter circuit included
features such as single power supply, six decades of up-down
counting, leck ahead carry, multiplexed BCD and seven
segment cutput, direct LED (light emittinc diode) segment
drive, and direct CMOS logic interface. Use of discrete
logic counter devices would have necessitated a single
counter, latch and decoder for each data digit, and the
system cutput requirement was seven, eight digit counters.
Thus apprcxinately 168 integrated circuit elements would
have been ieguired. Use of the LSI circuit, on the other
hand, prcvided a means of cascading two six digit counters
together to obtain up to twelve digits cf output requiring
enly fourteen ISI devices as opposed to 168 discrete logic
21
elements to chtai-n seven counters.
The selection of the MK50395 LSI circuit dictated the
following general logic design specifications for planned
system operation.
1. Establish an appropriate timing and frequency
reference.
2. Eesign lcgic circuitry to provide count enable,
latch and reset cap abilities.
3. Eesign lcgic circuitry to interface the ccunter
inputs with lcgic levels from the analog circuits.
4. Eesign lcgic circuitry to interface the ccunter
output data *ith a digital recording system.
5. Eesign logic circuitry to select appropriate sample
periods and enable automatic or manual operations at the
system frcnt panel.
B. DIGITAL 1KEU1 CIBCOIT
The basic logic element chosen to interface the analog
circuit cutput lcgic levels with the six digit counters was
the CE4013 Eual 'D' Flip-Flop. The essential characteristic
of this device is the transfer of the *D* input state to the
Q cutput at the time of positive transition of the input
deck signal. This element thus enabled latching the analog
cemparater output state to the counter input gates fcr the
period of cne clock cycle ensuring that the logic state was
stable durinc the time of counter operation (up-ccunt)
.
Each comparator output was tied directly to the 'D 1 input of
22
cd€ flip-flop. At the positive transition of phase 1 cf the
clock signal each comparator output was then latched to the
Q cutput cf a flip-flop. Each flip-flop Q output state was
then logical CEed with the adjacent flip-flcp Q* output, and
these OR gate cuputs were utilized to enable or disable
— depending en the output state— six, two input NCR gates
which in turn coupled phase 2 of the clock signal tc one
appropriate counter at a time. The logic is illustrated as
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Figure 8. Ccmparator/Counter Interface Circuits.
At seme arbitrary level of the analog input signal, the
threshold of frcm zero to five cemparators will be exceeded
causing the cemparator outputs to go to a lew state. Each
cemparater cutput connected to the 'D' input of five
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corresponding flip-flops will be latched to the Q cutput of
the flip-flcps at the time of positive transition cf the
clock signal. The flip-flops connected to comparators that
have thresholds set fcelow the level of the input signal will
have a low state at the Q output, and the flip-flops
connected to ccmparators with a threshold atcve the level of
the input signal will have a high state at the Q output.
The Q* output cf each flip-flop will be in the opposite
state. Ihe Q output of each flip-flop is then logically
OB€d with the Q' output of the adjacent flip-flcp as
illustrated in figure 8. To clarify this logic see Figure 8
and assume that flip-flop n- 1 and n-2 are lew—input signal
level atcve comparator n-1 and n-2 threshold— and that
flip-flcp n*£ Q output is high—comparator n*s threshold
above the signal level. Under the assumed conditions it is
desired that only counter n-1 i rcrement and the remaining
counter inputs be disabled. With the Q and Q' outputs of
adjacent flip-flops logically Ofied together the cutout
states cf the OE gates (CD4071) are ORn-1, low and CBn-2,
high. analysis cf the logic illustrated in Figure 8
indicates that the OH ouput state will be low enly when both
Q and the adjacent Q' are low. In ether words the level of
the input signal will be within some interval where the
comparator *ith a threshold above it has a high output (Q
'
low) and the comparator with the highest threshold fcelcw the
input signal level will be low. All other OB gates will be
high because cne of the inputs, Q or Q ' , will be high. The
outputs cf the OH gates each connected to cne input cf a
corresponding NOB gate (CIIU001) with the other input
connected to the same clock signal as used fcr latching the
flip-flops results in a phase 2 clock signal at the cutput
when the cutput of the corresponding OR gate is low and a
steady lew state output when the OB gate output is high. In
the example the n-1 NOH gate output is phase 2 of the clcck
signal acd the n and n-2 outputs are disabled and held in a
low state. ihe desired result is a stable count increment
24
ir counter n-1 cnly. By similar analogy all six counter
inputs corresponding to five flip-flops connected tc the
comparator outputs plus one flip-flop hard wired to a low
state operated with the same logic. The flip-flop hard
wired tc a lew state is the 'catchall 1 flip-flop and serves
the important function of ensuring that input signals with
levels telcw the lowest comparator threshold are still
accounted fci and thus classified to be in a large level
interval tetween minus infinity and the lowest threshold of
any of the cemparators. Sampling of the input signal in
this manoer also ensured that every clock pulse that
occurred during a sampling cycle would te counted by cce of
the counters. The choice of a phase 2 clock signal into the
counters fcas aade to prevent the input signal from changing
the comparator outputs and corresponding latch outputs at
the time of the positive transition of the clock signal into
the counters. This condition would have resulted in
multiple and erroneous count increments not representing the
actual condition of the irput analog signal. The latches
were set en the first half cycle and the counters were
incremented on the second half cycle thus ensuring a stable
count cycle and a predictable counter system output. The
summation of the numbers displayed in the six counter would
total tc a predetermined value of the sample period
(seconds) nultiplied by the rate of the clcck (100000 pulses
per second) . for example selection of a 10 second period
would result in a total count (summation of all counter
contents) of 1CC00Q0~ Consequently during the process of
cata reduction it would be easily determined if there was
any systei fault during the sample period.
It should be noted here that one additional counter, the
tlanker counter, received a signal input through external
coaxial connections from the RF Blanking System. The
blanker system operated in such a way as to produce an
output pulse each time the system blanked the RF amplifier
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chain as a result of an excessively large amplitude HP
signal. These pulses were connected directly to the input
of the blanker counter in the LDK to enable the countirg of
the blacker pulses during each sample period, and the
resultant data represented a correlation to the statistics
of impulse ncise occurrence rate.
C. DIGITAL CCUNTEBS
The heart cf the counter circuitry was the MOSTEK 50395
six digit ccunter/decoder . The significant inputs and
outputs cf the LSI circuit were as follows.
(a) Inhibit —counter input is inhibited when high and
enabled when lew*
(b) Jtcre—Data is continuously transferred to display
when low and data is transferred and stored in the display
register when high.
(c) Count— the six decade counter is synchronously
incremented en the positive transition of the count input
signal.
(d) Clear— resets all decades to zero when brought high
but dees net affect the six digit display register.
( e ) Set— when low forces the multiplex scan counter to
the mest significant digit and blanks the segment outputs.
(f) i£3n—clock reference input for internal divide by
six Jchnscn counter to multiplex digit outputs.
(9) Carry— goes high when the leading edge of the count
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input occurs and when the counter contents equal 999995.
( n ) BCE—binary coded decimal outputs internally
multiplexed iy a divide by six Johnson counter.
(i) i^ven Segment—LED display outputs internally
multiplexed ty divide by six Johnson counter.
(J) Ciaii Enarle—six strobe outputs of internal divide
by six Jchnscn counter sequentially scanning from the most
significant digit to the least significant digit.
The specifications set for the counter operation were a
maximum cf eight digits of data out and a scan rate cf 500
digits per second. Because cascading of the
counter/ceccders resulted in 12 digit outputs, the
reguiremect to extend the digit multiplexing process fcecame
mandatory. for example: the external scan reference signal
connected to both cascaded counters simultaneously would
cause the six decade outputs of both IC's tc fce scanned from
the most significant digit to the least significant digit in
synchronism. However to record the data it was desireable
to resynctrccize and sequentially scan from Digit 2 of the
•carry' ccucter (LSL counter) to Digit 1 of the input
counter, where the input counter (LSD counter) is the first
stage of the counter circuit (digit 6 tc digit 1) acd the
•carry' counter (MSB counter) is the second stage
representing digits 12 through digit 7 in a normal cascading
configuration. Figure 9a illustrates the timing sequence in
the unsycchrcnized mode of operation.
External synchronization was accomplished by a two step
•SET' operation using the SET inputs of both counters. The
scan reference signal was divided ty eight, differentiated
and inverted to provide a negative pulse tc the scan input
cf the LSD ccunter, thereby driving the internal scan
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divider to th€ most significant digit every eight pulses of


















B. 5YNGffiDNIZED DIBIT STUB
Figure 9. Digit Timing.
Synchronization of the MSD counter digits was realized by
differentiating, diode clipping and inverting the dicit 4
output strcte of the LSD counter and connecting it to the
SET input of the MSD counter. Thus the scan divider of the
MSE counter «as also driven to the MSD every eight cycles as
also illustrated in Figure 9b. The timing sequences in
Figure Sb intuitively suggests that a logical gating cf the
multiplexed digit outputs starting at digit 2 of the MSD
counter and continuing for an 8 cycle time period would give
a resultant scan of digits 2-1-6-5-4-3-2-1 and would provide
a continuous and complete eight digit data output. All
counters kere synchrpnized in an identical manner with the
SET input cf the LSD counters connected together with the
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divided ty eight scan output permitting the design of a
circuit tc provide an overall seguential scan of ccunter #6
through ccunter #0 (tlanker ccunter).
To provide unicn of the data of the LSD and MSD counters
the digit 6 and digit 2 strotes of one of the LSD counters
was utilized tc toggle a standard J-K flip-flop (CE4027)
configured tc switch states on every positive transiticn of
the input signal (digit 6). Digit 2 was fed to the 'reset'
input of the flip-flop ensuring that the phase relaticn of
the Q and £' outputs was maintained to correspond tc two
digits of data from the MSD ccunter and six digits cf data
















ligcre 10. LSD and MSD Counter Gate Circuit
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This circuit formed the second multiplex processing of the
counter data and is shown in Figure 10. The Q and Q*
outputs were both utilized to AND gate two digits of data
frcai the MSE counter and six digits of data from the LSD












Figure 11. LSD and MSD Counter Data Multiplexing.
During the high state of the MSD gate signal (The Q output
in Figure 10) the ECD data from the MSD ccunter was AND
gated (CE4C61) to the output stage of each counter circuit,
and during tke high state of the LSD gate output (the Q 1
output in Figure 10) the BCD data output of the LSE ccunter
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was gated tc the output stage of each counter circuit. The
output stage for each counter circuit consisted of an
arrangement cf dual input OR gates (CD4071) to logically OB
the LSD and USE ECD data to a single bus fcr each parallel
bit of the BCE data (1,2,4,8) . The BCD data was thee AND
gated tc the main system BCD data buses by the counter
multiple! signals described in the following control
section.
11 I 1 1 1








Figure 12. LED Display Multiplex Circuits
The visual display circuitry derived from the
counter/decoder seven segment cuputs and multiplexed digit
enable cutputs was simply realized by connecting each
segient cuput thrcu.gh a current limiting resistor (15C ohm)
directly to the latching a,b,c,d,e,f ancde elements of
three, parallel connected, four digit LED displays
(HE-5082-"/404) . This arrangement provided twelve digits of
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display cf which ten were actually utilized. Using ten
digits pernitted a display of twc more significant digits
than were normally required thus enabling visual indication
of any malfunction in the timing or counter circuitry. For
example the maximum period was 1000 seconds resulting in a
maximum total counter accumulation of 100000000 under normal
operation (1C00«1 00000) . An accumulated ccunt greater than
10CCOOOOC would visoally be displayed in the extra ore or
twc digits indicating a circuit malfunction.
The digits of the LED displays were seguentially enabled
by inverting the positive digit strobes of the MK50395
counters illustrated in the timing sequences in Figure 9.
Figure 12 illustrates a 7 segment digit display
configuration cf the seven segments and twc common cathcdes
of an LEE display.
D. TIMIKG BCKC1IONS
The tiffing circuits design was a straightforward process
of division cf the clock reference signal by several integer
values tc derive various desired timing signals. The
fcllcwing reference frequencies were desired to acccaplish
the overall timing of circuit functions.
(a) 1C0 KEz««* Phase 1 of the 100 KHz signal was used to
latch the analog comparator outputs and enable ccunt
accumulation in the appropriate counters. Phase 2 was used
as a direct gated input to each of the six, eight digit
counters to represent analog voltage sample ccunt. .
(b) SCO Ez««« The balanced 500 Hz square wave signal
provided a scan cscillator input to all seven counters and
the systen real tine circuitry. The unbalanced 500Hz (10%
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duty cycle) provided the timing to the digital tape recorder
system.
(c) 62.5 Hz««* An unbalanced (1055 duty cycle) pulse
train provided digit synchronization to each LSD counter of
each courter circuit board enabling a digit 8 to digit 1
scan of the decoded counter output data (seven segment and
BCE) .
(d) 5C Hz««« A balanced square wave prcvided a stable
reference tc the tirae-of-day circuitry for accurate time
display and recording.
(e) 62.5 Hz**« An unbalanced square wave (25X duty
cycle) prcvided the time reference for nultiplexinc the
outputs cf the seven counter circuits during the data
recording cycle.
(f) 1 pps««« A balanced square wave provided laster
tilling for saipling periods. The 1 pps signal was further
divided by 1C, 100 r and 1000 to increase the sampling period
range from 1 second to 1000 seconds.
The timing signals were all processed from a crystal
stabilized 1C0 KHz oscillator module, accurate to ±.0151 and
stable ever standard temperature ranges encountered curing
normal operation. The crystal oscillator was packaged in an
oversize dual-in-line (DIP) package and was designed to
interface directly nith CMOS logic elements. The only
external incuts required were Vdd (+12 volts) and signal
ground. figcre 13 illustrates the division process designed
to obtain the required timing signals for system operation.
The 100 KEz balanced square wave was divided by 10 with one
half of a dual BCD •up 1 counter (CD4518) to produce a 10 KHz
square wave cutput. This signal was again divided by 2 with
cne half cf a dual *D' flip-flop tc produce a 5 KHz balanced
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square wave output. Further division fcy a decade counter
with one cf ten decoded outputs produced a 10SJ duty cycle
500 pps waveform fcr tape recorder timing and a balanced 500
Hz sguare tave for digit scanning. The two different
outputs cf tke decade counter were chosen to provide a













































Figure 13. Timing Signal Circuits.
The offset was exactly two periods cf the input
signal— approximately .4 msec, and the time difference
tetween tie output scan and the recorder time reference
ensured that the data outputs from the MK50395 counters were
stafcle before being •written* into the magnetic recording
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system. Figure 14 illustrates the relative timing cf the
twc signals.
The balanced 500 Hz signal was divided ty 8 to produce a
62.5 Hz signal for counter digit synchronization. A
standard divide ty 8 counter (CD4022) was utilized to
produce a talanced 62.5 Hz square wave which was
subsequently differentiated, diode clipped and inverted to
prcvide a 62.5 Hz negative pulse train with pulse width
equal to approximately 1 msec. The negative pulse train was
connected to the SET input of the MK50395 counter/decoders
(LSE counters) causing the internal digit scan divider of
the counters to be driven to the MSD (digit 6) every 8
cycles cf the scan oscillator reference signal (50C Hz) .
The 500 Hz scan input signal was also divided by the second
half of a dual BCD counter (CD4518) to give a 50 Hz balanced








Figcre 14. Scan and Recorder Reference Offset
The real time circuit was a National Semiconductor LSI
digital clcck with both BCD and seven segment data outputs
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and six digit strobe outputs similar tc the MK50395
counter/decoder outputs. The features of the J3M5313 digital
clock circuit vere 50 or 60 Hz reference operation, 4 or 6
digit display modes, 12 cr 24 hour time display format,
icternal multiplex divider, single power supply, CMOS
compatibility , fast and slow 'set 1 controls, hold count
control and a 1 pps square wave output for use with
peripheral logic circuitry. The 50 Hz reference signal into
the digital deck was internally divided tc produce an
accurate hour, minute and second display, an equivalent BCD
data output, and a 1 pps square wave output. The 5C0 Hz
scan input signal was also internally divided by six to
provide digit enable scanning from unit seconds (digit 6) to
tecs of hocrs (digit 1) . Note that the scan is backwards
frcm the time displa.y as normally read (left to right) .
To inccipcra-ce the digital clock into the system design
the circuit was configured to operate in the 50 Hz mode by
leaving the 50/60 Hz select pin of the integrated circuit
unconnected, and the clock was also configured to the 24
hour and 6 digit display format by grounding the appropriate
select pins cc the digital clock. The choice of the HM5313
digital clock LSI presented one problem relative to the
EKSG395 counter/decoders. The logic of the digital clock
circuit did not permit scan synchronization with the digit
strobe outputs from the counters, therefore logic circuitry
had to be designed to enable digital clcck output data
recording independent of the sysnehronized counter/decoder
outputs. Thus the secondary function of the ccntrol
circuitry was to enable clock data recording without
synchronization to the counter/decoder circuit timing
references. Specific signals related to the digital clock
will be discussed in more detail in the following ccntol
section.
The 1 pps output of the digital clcck was divided by 10,
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1QC, 1000 respectively to provide the timing for the £1850395
counter/decoder 'count enable 1 and 'count inhibit' inputs.
Standard CMCS divide by ten counters (CD4017) were used tc
provide a 1C?I duty cycle 0.1, 0.01 or 0.001 pps signals and
each of the fcur timing signals (1 pps to .001 pps ) was
made selectable with external front panel conxrols to set
the desired sample period during normal system operation.
The digital recording system selected for 'data logging'
had characteristics which included an input data
buf f er/stcrace circuit which accumulated 1024 bits of data
prior to actual transfer of the data onto the magnetic tape.
It was ccnverient therefore to provide data to the recording
system in 256 bit (1024/4) blocks. ECC data outputs
consisted of four parallel bits for each serial dicit of
data. Therefore the system output consisted of seven
counters of eight digits each for a total of 224 bits. The
digital clock provided 6 digits of four bit data for a total
of 24 bits. At this point the total data bit count was 248
bits, 8 bits short of the desired 256 bit block of data.
Two digits of additional data were designed into the
system data output. One digit was a front panel selectable
ECC CODE utilized to represent any arbitrary digit wanted
for integration into the data legging process. For example
the 'CODE' digit (C-9) was utilized to represent the elapsed
cays during actual data collection tasks. The socond digit
added to the system was a hard wired • 1010" ECD code (binary
equivalent of decimal 10) to permit synchronization of the
data during the replay of the magnetic tape into a computer
system (the EE9830 calculator used for data reduction reads
a '1010' cede as a special character). Eecording of two
additional digits of output signal was integrated into the
real time recording format of the digital clcck output, thus
the format of the digital clock output was modified to
provide a scan of the hardwired 1010 digit, the 'code' digit
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and then seconds, ninutes and hours; and the resultanat
modification increased the total data count to 256 bits.
E. CONTBCI fQKCTICNS
The design of the control circuitry centered around
three dual J-K flip-flops (CD4027) utilized to provide ccunt
inhibit/etatle ccntrpl, digital time data multiplexing and
counter data multiplexing for interfacing with the digital
recording system.
The J and K inputs of each flip-flop were each connected
in a specific feedback arrangement designed to allcw the
flip-flops to toggle to a single output state combination
and then hold that output state until the prescribed circuit
function was completed. Each circuit was then reset in
seguential order depending on its function. This procedure
of allowing only one state for each 'toggle' and then a
subseguent resetting enabled easy circuit isolation when
performing t rcubleshpoting and maintenance.
To stew the counter enable/disable and record cycle
control functions assume the following 'idle' circuit states
in Figure 15. Here 'idle* refers to the system condition of










Under these conditions three, three input AND gates, IC9a,
b, and c (CE4073) are all gated off and have a zero output
state, and the recorder time reference output and the BCD
data from the digital clock are gated off.
The external 'Manual Start 1 switch is new held depressed
applying +12 volts to one input of the three input AND gate,
IC9a. A second input coming from IC19b is high; therefore
the AND gate assumes a •ready' condition. The 1 pps output
of the digital clock is differentiated by B1 and C1 anc the
negative portion of the differentiated wave is clipped by
diode D1. The resultant positive pulse provides the third
input to the AND gate, IC9a. When the positive spike occurs
the output of IC9a follows and resets IC5a causing its Q
output to go low. This Q output is connected to the count
enable inputs of all of the counters and tc the reset pins
of the 'period' dividers. At this point the counters can
increment anc the 1 pps output of the digital clock also
connected tc the clock input of the 'period' divider chain
can be divided by 10, 100, or 1000 depending on which period
has been externally selected. The divider outputs are
connected though an external SP4T PEBIOD switch to the clock
input of IC5a, and tiie J-K feedback arrangement of IC5a will
pernit a positive transition of the clock signal tc toggle
the flip-flop to the original state
—
Q high. When the period
divider chair has appropriately divided the 1 pps input, and
the divide by 10 output of the selected period divider
transitions tc a high state IC5a will toggle causing the Q
output tc go high.. This positive transition of Q of IC5a
will in turn toggle IC5b to cause its Q" output to go low,
which in turn removes the reset condition from IC6a putting
it into a ' ready' condition. The clock input of IC6a is
cennected tc the digit 4 strobe (tens of minutes) cf the
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digital deck. The digit strobe signals cf the digital
clock are logical zero pulses with a width equal to one
period of the 500 Hz scan signal and have a period of 500
divided ry 6. Thexefore at some unsynchrcnized tine the
digit 4 stiefce output will transition to a logic one after
the completion of the digit 4 logical zero pulse, and this
postive transition will toggle IC6a causing the Q" output of
IC6a to gc lew. This Q' output is connected to one input of
a dual input NOR gate (CD4001), Id2a, enabling the output
to follow the inversion of the other gate input which is the
digit 5 strobe from the digital clock. The digit 5 strcbe in
a low state causes the output of the NOR gate to go high for
cne pericd cf the scan reference signal. The digit 5 pulse
output is ccEnected ..(hard wired) to the appropriate data bus
OB gates (CE4C71) , IC13b and Id3d, to provide a 1010 BCD
code durinc digit 5 time to the output BCE data bus. Q* of
IC6a is alsc connected to one input of a secend dual input
NOB gate, IC12b, wit-h the other input connected to the digit
6 strobe cf the digital clock; again the result is a single
positive pulse with a period of one cycle of the scan
reference signal. This output is connected to an external
BCE CODE switch which provides a 0-9 ECE output fcr the
previously mentioned code data. When Q' of IC6a goes to the
low state, bj being connected to the K input of IC6b, it set
IC6h in the 'ready' condition. Then on the positive
transitict cf the digit 6 strcbe IC6b is tcggled causing its
Q' output tc gc low .just at the start of the seconds through
hours digit scan. This output enables the BCD data cutput
gates frci the digital clock, Id0a,b,c and d, and during
this low state time data is ccupled to the BCD data cutput
bus. The neat positive transition of the digit 4 strobe
toggles IC6a to its original state, and the next positive
transiticc cf the digit 6 strobe toggles IC6b tc its
original state. The switching action ensures one and only
cne '1010' digit aEd code digit per recording cycle, and a
single scan cf the BCD seconds, minutes acd hours data to
40
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Figure 15. Control Circuits
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During the digital data scan the 'write' signal tc the
digital recorder is gated en for exactly 8 periods cf the
50C pps recorder time reference signal. This is
accomplished ty connecting the Q outputs cf IC6a and t to
the inputs of the 2 input OR gate, IC11b. The output cf the
OB gate, a pulse with a period of 8 scan cycles, is
connected to a 3 input AND gate IC9b which enables this gate
tc output the recorder time reference signal connected to a
secend input— the third input is hard wired to the positive
supply voltage and is not used. The resultant output is
exactly 8 recorder 'write' pulses which are connected to OR
gate IC11c for final output buffering and gating.
The ECD data and the hard wired 1010 code are connected
tc the data output bus via NOR gates IC10 and OR gates IC13.
The BCD data is outpctted for exactly six periods of the
scan reference signal by the long period pulse from IC6b Q'
output. The 1010 cede is outputted during digit 5 time and
the digit 6 pulse is connected to the external BCD 'code'
switch tc result in a sequential output of the hard wired
1010 code, selectable BCD 'code' digit and unit seconds
through tens cf hours time data in that order for a total of
8 digits cf 4 bit BCD data. This data and the counter BCD
data are all ccmbined (OR logic) in the Data Output Circuit
as descrited in the Recorder Data Output section.
The transition of lC6b to its original state causes the
positive transition of the Q' output to toggle IC7a. The Q
output of IC7a is connected to the reset input of IC5t and
the set input of IC5a. Connection to the set input ensures
that the Q output .of IC5a remains high, and thus the
counters reaain disabled, and the connection to the reset
input of IC5t causes a logical one output from IC7a to reset
IC5t and in turn IC6a. The Q* output of IC7a is also
connected tc the reset input of a divide by eight
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decoder/counter (CD4022) used for multiplexing the ECE data
ficm each cf the seven counters. When Q* cf IC7a gees low
it enables the counter allowing the MSE gate signal from
IC7t to increment the counter. The decoded outputs cf the
counter seguentially enable the BCD data gat€S at the cutput
of each cf the seven counters as shown in the timing diagram




























figure 16. Final Output Multiplex Signal.
function are the * 1* through '7' decoded outputs. The *0'
is the high output during the reset condition cf the
counter, so when the counter cutput returns to a •0'
condition after counting 8 MSD gate pulses the '0' output is
differentiated hy B2 and C2 and clipped fcy diode E2 to
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provide a reset for IC7a, thus the Q' output of IC7a remains
at a logical C for a period equivalent to a scan cf 56
digits. Curing the scan of the 1 through 7 outputs the '0»
output is low and is inverted by IC12c and connected tc one
input of IC9c a three input AND gate. Cne input of this
gate is cct used and is connected to +12 volts, and the
ether input is connected to the 10% duty cycle 500 Hz
recorder time reference signal ('write' signal). The output
of the ANC gate is connected to the second input of IC11b,
and thus during 'time' recording and counter multiplexing
exactly €4 'write' pulses are outputted as desired, and
during this period (recording cycle) 256 bits of data are
written into the tape recorder buffer. The '7' output from
the divide by eight counter is also connected to one input
of a dual input OB gate with the other input connected to
either ground or -M2 volts through an external RESET switch.
The high '7' output or a depression of the reset pushbutton
switch causes a high output from IC11c which provides a
reset level to all seven counters and a 'set' pulse to
IC19b. Ike set to IC19b causes its Q output to go to a high
state and thus puts IC9a in a ready condition for a next
sutseguent cycle cf operation. If the external Auto/ffanual
switch is in the 'Auto' position the next positive
transition cf the 1 pps output will automatically start
another cycle of operation. Note that all sampling cycles
start and step in synchronism with the 1 pps output pulse,
and all recording cycles which start unsynchronously after
the termiraticn of a sample cycle occur between the 1 pps
output pulses.
Visual display of the digital clock time was designed by
connecting the seven segment outputs of the digital clock
through current limiting resistors (150 ohms) directly to
two HP5082-74C4 four digit displays of which six digits were
used tc display hours, minutes and seconds. The cathode
elements were enabled by the internally multiplexed digit
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strobe outputs of the clock connected through a noninverting
EEX buffer (CI4050) to provide the sink for the LED current.
F. BECCBIEB EATA OUTPUT
The ECD data multiplexed from the ECE CODE switch,
digital clock and control circuits and the seven counters
was combifled ty logical OR gates in the data output circuit.
The overall purpcse of this circuit was to gate the 256 bits
of data frcm separate outputs cnto four output data buses
representiog the 1, 2, 4, and 8 bits of the ECD code. These
buses were theo cabled directly to the input buffer of the
digital recording system and to a digital data test circuit
beard (see Data Test Circuit Design in section G) . The
stages cf the output circuitry consisted of eight, four
input OH gates (CD4072) and eight, 2 input OB gates












Figure 17. Circuitry for One Bit of Data Output
dicital clock and the BCD 'cede' switch was connected to
45
one input cf two, 4 input OR gates or the two inputs cf a
twc input Ofi gate which is connected to the remaining input
cf one cf the 4 input OR gates. Two of the 4 input 05 gate
outputs were combined with a second 2 input OR gate to
prcvide a single bit of the data output. Illustration cf a
single bit cttput is shown in Figure 17 where the eight
inputs tc two, four input OR gates are the 1's tit of
counters 1 through 6V the blanker counter, the ORed cutput
of the digital clock, and hard wired 1010 code and the
output of the ECD 'code' switch. The outputs of the t*o, 4
input 0E gates are simply combined together with a 2 input
OH gate tc provide a single bus output of the 1' bit data.
The cable carrying the BCD data tc the input buffer of
the recording system located in the 'Deck Control Eox*
included a conductor for the •write 1 pulses (recorder time
reference signal) and a conductor for each bit of the BCD
data. A separate three conductor cable provided +12 and -12
vclts and sicnal ground for the recorder and deck ccntrol
subsystems. The positive 12 volts was utilized for powering
the tape recorder system and the positive and negative 12
vclts was utilized to power 'drive' motors for the remote
turable bandpass and notch filters located between the
antenna and the preamplifier circuits of the RPI
Classification System.
0UTPU1 CATA TEST CIRCUIT
The ECC data connected at the input to the input tuffer
of the tape recording system was also parallel connected to
the input cf a test circuit designed to periodically check
the data that was being inputted to the tape recorder. This
circuit thus enabled' a periodic check and a provision for
troubleshooting the overall data output circuits of the IDA
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system. for example observation of erroneous data in this
circuit would prcvide the observer with the logic
information to enable circuit card and/or component
replacement tc repair any system malfunction pricr to
recording many hours of erroneous and unusable data onto
magnetic tape. Inability to repair the system would also
cue the operator to revert to a hand-recording method of
data logging directly from the counter displays.
The circuit memory feature was designed around four, 64
bit shift registers (CD4031). The shift registers had a
direct input and a recirculating mode of operation allowing
input data tc be stored permanently and circulated around
the register or to be continuously updated by subseguent
recording cycles of the LDA system.
Each bit (1, 2, 4, 8) of data was connected to a
respective shift register, and an external (circuit card
mounted) SPDT switch selected the circulate or direct serial
input mode of operation of the shift registers. The
recorder timing reference signal was utilized to clock the
data into the registers just as the signal clocked the data
into the tape recprder buffer. At the termination of the
record cycle the shift registers then contained all 256 bits
of data of the BCD data output of the LDA system. After the
data was stored in the shift register, it was cycled digit
by digit to the output connection by seguentially toggling a
•bcunceless 1 switch. The shift register contents were
displayed on a single digit seven segment display (MAN4)
enabling visual observation of each digit of data stored in
the four shift registers. The bounceless switch also
toggled a programmable divide by 10 down counter (CE4029)
which provided a second digit visual display to assist the
operator keep track of the data location during the display
cycling. The programmable counter was designed to count
down from 8 tc 1.
47
The tounceless switch was designed with a cross-ccupled
pair of dual input Schmidtt Trigger NAND gates as shown in
Figure 18. The logic of the switch works in the following
manner, fiith the pushbutton switch (circuit hoard mounted)
undepressed the normally closed (NC) connection applies a
ground tc one input of one of the NAND gates. A logical
at the input of a NAND gate ensures a logical 1 at the
output which is connected to one input of a second NAND
gate. lhe other input to this NAND gate was connected to
+ 12 volts through a resistor thus ensuring that the output
of the gate was a logical 0. The output connected to the
second input cf the first NAND gate thus ensured a stable 1
and at the outputs of the gates. Depression cf the
pushbuttcn switch interchanged the +12 vols and the cround
between the inputs of the NAND gates causing the outputs of
each tc switch states. This transition provided a
mechanically operated clock to toggle or shift the data in
the registers and to toggle the divide by eight and divide
by ten counters.
As each four bit digit of data appears at the serial
output cf the four shift registers it is connected to the
input of a ECE to seven segment converter/driver (CD4511).
The corresponding seven segment data is directly connected
through 2.2 Kchm resistors for current limiting to the anode
elements cf the MAN4 'Data' display. The common cathode
element cf the display is grounded thus each digit of data
is displayed as the bounceless switch is toggled.
One output of the bounceless switch is also parallel
connected tc the clock inputs of a divide by 8 counter
(CD4022) and a programmable divide by 10 counter (CD4029)
.
The divide by 8 counter provides the programming input to
the decade counter through a monostable multivibrator
(CD4047) . The '0* output of the octal counter is connected
to the positive clock input cf the multivibrator. On the
AS
positive transition of the , I output of the octal counter
the ouput of the racnpstable goes high for a period of afccut
5 microseconds. This output is connected to the * £• Jam
incut of the decade counter which drives the counter output












Figure 18. Output Data Test Circuit.
The BCD outputs of the decade counter are also connected to
a second EC£ to seven segment decoder and the outputs of the
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decoder are connected directly tc the anode segments of a
second UAN4 digit display. The resulting display after a
'jam' input to the decade counter is a decimal '8'. As the
cycle snitch is toggled the decade counter counts dcwr from
8 to 1 as the cctal counter counts from tc 7.
Initializing the counters is accomplished by using the
•write 1 signal to renet the octal counter which in turn
presets the decade counter to a decimal 8 output. The write
signal is buffered and inverted at the input by a two input
NAKD gate. Eoth inputs of this gate are connected together
and the cutput is connected to the input of a second NAND
gate where the buffered clock signal is NANDed with the
bcunceless switch signal to provide an OR gating of these
two signals to the clock input of the shift registers. Thus
during the record cycle there is a means for the •write*
signal tc reset the petal counter and clock in the data, but
at the completion of the record cycle a logical is placed
on the reset input of the octal counter enabling the counter
to increment with the bounceless switch.
Tc operate the test circuit the printed circuit board
was plugged into an 18 pin edge connector receptacle or the
rear panel of the Recorder/Deck Control Box. Power is
applied tc the circuit board whenever power is applied to
the tape recorder by the toggle switch also located en the
rear panel of the Deck Control Box. After the LDA has gone
through a sample and subseguent record cycle data is
registered in the test board shift registers. To display
the data on the »DATA' LED display the 'CYCLE' pushbutton
switch must be pushed and released 64 times to seguentially
display the stored digit data. At the same time that the
CYCLE switch is pushed the DIGIT LED display indicates the
relative location of the 'pushing* cycle by counting down
frcm 8 tc 1 a total of eight times. The displayed data is
then correlated with the visually displayed data of the LDA
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to check for proper system operation. It should te noted
that the hard wired 1010 code which is the first dicit of
data out cf the LEA system is converted to a blank output by
the BCD tc seven segment decoders, thus the initial displays
after the recording cycle will always be a 'blanked 1 DATA
digit and an , 8 I on the DIGIT display.
H. MISCEILAKECUS CIRCUITS
1 . Scan Si^na 1 Buffer
Tc provide adeguate buffering and reduce the fanout
reguiremects of the scan freguency divider circuit, the scan
output of the CD4017 divide by ten counter IC referred tc in.
Figure 15 was connected in parallel to the inputs of four 2
input OE gates. Each OR gate output was then connected to
two of the required eight scan inputs of the seven counter
and one digital clock system. The buffer is physically
located en tbe Digital Input circuit board.
2- Jjst Oscillator
Ic provide a test signal for , in-system' troubleshooting, a
LM566 function generator integrated circuit was used to
design a 12 KHz signal generator which provided a square
wave and a triangle wave output to a BNC panel connector on
the rear cf the LEA cabinet. The circuit was configured in
accordance with manufacturer application notes 8 and is
schematically illustrated in Appendix C. The test circuit
is operated ty connecting the test signal sguare or triangle
wave output to the positive LDA input connector on the rear
of the IEA cabinet. Power is applied tc the circuit (+12
volts) by turning the 'TEST SIGNAL' toggle switch on the
front control panel of the LDA to the 'CN' position. The
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test oscillator is also located on the Digital Input circuit
board.
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V. POMES SUPPLY DESIGN
The tasic power to the IDA and the tape recorder systems
was provided by a manufacturer designed dual tracking
regualted ±12 vclt ppwer supply module capable of a 5 ampere
output with an overlpad shutdown capability. The only input
reguired was 115V/60HZ AC line voltage. The positive supply
vcltage powered all of the circuits cf the IDA system and
the magnetic tape recorder with a tctal lead of
approximately 2.75 amps. The negative supply was only used
in the LC£ system for the analog vcltage comparators aid the
input operational amplifiers which provided an approximate
50 ma lead. As previously noted the negative power supply
was also used in peripheral eguipment of the RFI measurement
system tc provide power for remote tuning of a tunable
bandpass and notch filter.
The second part pf the power system (backup power) was
10 series-connected nickel-cadmium cells rated at a nominal
1.25 volts each tc provide a +13.8 volt backup power source
for the digital circuits of the LDA and the tape recorder.
The backup pewer ensured that the time circuits and the tape
recorder remained stable and operating in the event of loss
of normal poser. The battery package was capable cf an
approximate 2.0 amp-hour output which provided a relatively
long time backup power source for the +12 vclt load. The
overall design cf the power system is illustrated in figure
19. Eotb the tattery source and the +12 vclt source were
connected through series diodes to a main +12 volt EC bus




A trickle current for battery charging was supplied
directly tc the tattery terminals through a 680 ohm series
dropping resistor and a series diode from a peripheral +36
vclt power supply physically located in the Deck Control Box
with the tattery system. To ensure that the trickle charge
actually charged the battery and did not provide current to
the + 12 vclt lead, three diodes were connected in series
with the tattery and the + 12 volt bus. During normal
operation the ±12 volt power supply output was approximately
12.5 volts, and the voltage was dropped to 11.8 volts ty the
amcunt of the 0.7 volt drop across the diode in series with
the power supply/ consequently with 11.8 volts en the
cathode element and 13.8 volts on the ancde element the
three series diodes are not biased in the fcrward direction
and battery current to the DC bus in minimal. In the event
of an AC power failure or inadvertant system shut-off at the
frcnt panel the battery supplied approximately 11.7 volts to
the DC tus, and the diode in series with the +12 vclt power
supply prevented excessive battery discharge through the
power supply.
The final additipn to the power system was a logic
circuit tc provide a signal tc the LDA that there was an AC
power interupt during a sampling cycle. The circuit was
designed with a DIP relay to provide a reset pulse tc the
counter circuits during a power interupt. The reset signal
was only cennected to the counter circuits, and it did not
in any way interupt or reset the remaining LDA timing and
control functions. The reason for this procedure was to
enable the determination that a power interupt had occurred
by analysis of the recorded output data during data
reduction. If a power interupt occurred at some point
within a sample cycle the counters would be held reset
during the time cf the interupt, and subsequent totalization
of the counter contents would then indicate that an
incomplete sample period had been executed because the total
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of the counters wculd not have been the predetermined total
as previously indicated in the Counter Eesign section. The
circuit to provide the reset voltage was designed by
connecting the ceil of the relay to the + 12 volt output of
the power supply. The normally open contact of the relay
was left open and the normally closed contact was connected
tc the + 12 volt DC bus. The pole connection of the relay
switch was connected through a series resistor tc the
counter reset line. During normal operation the energized
relay would re in the 'NO' position and no voltage wculd be
applied to the reset line. If the power supply (+12 volt)
decreased helow the relay holding voltage (approximately 10
volts) the 'NC contact would connect the 12 volt DC tus to
the reset lire, and the counters would be held reset until























figure 19. Power System Wiring ard Logic
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The logic circuit (relay) was mounted on a small printed
circuit board which was bolted to the back panel cf the
printed circuit board card cage. The required connections
were then made by direct wiring into the + 12 volt buses and
the counter reset line as shown in Figure 19.
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VI. PHYSICAL CONSTRUCTION
The assembly of printed ciruit card holders and wiring
between circuit beards and panel controls was accomplished
with consideration for analog and digital isolation, RFI
imnunity, maintainability, and operability.
All digital circuits discussed in the Design section
were constructed on easily removable printed circuit (PC)
beards which plug directly into standard edge connecters.
The seven counters plug into 18 pin edge connectors and the
ether three circuit boards--Control, Recorder Data Output,
and Digital Input
—
plugged into standard 40 pin edge
connectors. All EC board edge connector contacts were gold
plated tc reduce potential high ohmic contact between the
edge contectcr sockets and the PC board. The printed
circuit tcards were installed in a single aluminum enclosed
card cage with front access for easy removal or easy
extension with constructed 18 pin and 40 pin printed circuit
extender beards designed to enable access to the circuit
beard components from the outside of the card cage (see
Figures 27 and 29, Appendix D) . This allowed easy
measurement cf voltages and/cr logic levels directly on the
printed circuit toard while the circuit was in normal
operation. All that was required for test equipment to
check each circuit was a CMOS logic clip which connected
directly en each integrated circuit, a standard voltmeter
and an oscillcscpe when required.
The EC beard edge connectors bolted on the rear cf the
card cage were interconnected with wiring bundles soldered
directly tc the edge connector contacts. Each bundle group
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was securely wrapped and bound to the card cage to decrease
the possibility of vibration or mechanical movement of the
wires cr sclder connections.
The aluainum card cage container was a specially
constructed box with removable top and front panel covers.
The top was removable to provide access to the
interconnecting wire bundles and the actual EC card
retainers and edge connectors. The front panel was a hinged
doer providing access to the PC boards for removal or
extension during troubleshooting and maintenance operations.
The panel deer was constructed and gasketed with an RFI
webting material tc ensure a good BFI seal when closed and
fastened with 13 screws that secured the front pacel door
directly tc the card cage and the main frame front panel of
the LEA cabinet.
Tc provide visibility of the counter and digital clock
visual displays which were mounted on their corresponding PC
beards with vertically mounted right angle DIP sockets the
front panel door was constructed with twe windows in it.
The windows were cpvered with BFI screened red filter
plexiglass that enhanced the visibility of the LED displays
and provided good BFI filtering to protect the digital
circuits frcn excess noise and/or BFI.
All interconnections made between the analog and digital
circuits, tie front panel switches, and external panel
mounted cennector fittings were made by either connecting
individual wires tp feedthrough capacitors or to SMA panel
connectors fcr coaxial cable connections. Coaxial cables
were used fcr connections between the analog and the digital
circuits boxes and between the period divider chain, the
external SP4T •period 1 selector switch and the counter
enable/disable circuitry discussed in the control section.
Two additicarl coaxial connections were made from the test
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furction generator circuit constructed on the Digital Input
PC board tc BNC fittings on the outside rear panel cf the
LL& cabinet.
The input power supply voltages and the tape recorder
tiaing signal and ECD data output jack were connected tc the
digital circuits through 1000 pf feedthrough capacitors
which decoupled the lines and ensured maximum RFI and noise
protecticn.
The labeled frcnt panel switches and panel meter of the
LDfl are shewn in the system photos in Appendix D, ard the
wiring diagrams in Appendix C illustrate the wiring




Because the IDA is primarily a digital system,
calibration requirements are both minimal and easy to
accomplish. The majcr goal of the LDA system calibration is
to match the LEA analog circuit operating levels to the RFI
Measurement System which provides the processed and detected
signals to the LDA. The general relation of the LDA to the
RFI Measurement System is illustrated in the system block
diagram in the Introduction.
The first step in calibrating the system is a rather
arbitrary presetting of the #2 analog voltage comparator
threshold. This step is performed by utilizing the (1)
Level Meter, (2) external Level Adjust and (3) the circuit
board calibration potentiometer of the #2 comparator to
establish a baseline reference for subsequent system
calibration, that is the lowest comparator threshold is
matched to a known signal level input and a fixed level
meter reading. The result is that measurements which are
taken will be accurately interpretted by knowing the
baseline reference level for the #2 comparator threshold.
The IIA calibration steps are as fellows.
A. Hcmcve the top panel from the LDA cabinet.
E. Eemove the top cover of the analog circuit beard box
which is located to the rear of the cabinet on the bottom of
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the chassis.
C. Ccnnect the IP/Detector system LDA OUTPUT tc the
input cf the I£A.
D. Ccnnect a known signal level to the input of the
lE/Eetectcr system log amplifier. Note: -60 dBm was
determined tc be the smallest signal that would ever be
present at the input to the log amplifier, so this level of
signal frcm an HP 6640b signal generator was used for LDA
calibration.
E. With the aeter input selected to LEVEL position the
LEVEL ACJCST poten tiomenter for a reading of 19.5 microamps
en the LEVEL ireter.
E. Select the MANUAL position of the AUTC/tANUAL
switch, MOOC 1 on the PERIOD selector switch, and pust the
STAET pushbutton tc begin a 1000 second sampling period.
G. Adjust calibration pot #1 on the analog circuit beard
so that 1 1 and #2 counters are bcth countirg at
approximately the same rate. Determination of an
approximately equal count rate may be accomplished by
resetting and restarting the count cycle a number cf times
while observing the numbers displayed in the #1 and #2
counter displays.
H. Kith the '3 dB' level interval selected increase the
signal generator output level by 3 dB steps and adjust the
cemparater thresholds of the remaining cemparators so each
consecutive pair cf counters— 2 and 3, 3 and 4, 4 and 5, 5
and 6— are bcth counting at an equal rate. For each pair
adjust calittation pots #2, #3, #4, and #5 at input signal




I. With the MO dB* level interval selected increase the
signal generator output level by 10 dB steps relative to the
initial value, -60 dBm. Adjust calibration pots #2* , #3',
#4' and #5' at signal levels of -50 dBm, -40 dBm, -3G dBm
and -2C dEm respectively for the counter indications
described in step H.
J. The gain of the IDA analog preamplifier was
pread justed tc be approximately egual to ' 1'. Therefore to
ensure the capability of circuit board replacement, the
second (spare) circuit board should be calibrated at the
same time with the same reference level (-60 dBm) that was
used with the primary circuit beard. With the output from
the signal generator set to -60 dBm and the LEVEL ADJUST
control undisturbed from the position used during the
calibratcn cf the primary circuit board, change circuit
boards and adjust the gain control potentiometer for a 19.5
microamp reading on the LEVEL meter. This ensures that both
the primary and spare circuit beards have the same reference
threshold.
K. Proceed with calibration as in steps I through I.
L. After the analog circuit beard is calibrated the LDA
meter is adjusted to shift the base line reference meter
reading to a more convenient value of 20.0 microamps. This
is accomplished by disconnecting the input from the LDA and
shorting the input terminals together to •zeroize' the input
to the Lift. Then set the • LEVEL ADJUST' control so both
counters #1 and #2 are counting and adjust the 'METEE ZEEO'
en the face cf the meter to obtain a meter reading cf 20.0
microamps. This adjustment may also be made whenever
necessary during normal system operation.
The stejs above provide a general calibration procedure
for the IEA sjstem, but to effectively deduce the meaning of
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the output data the thresholds of the comparators must
correlate with seme actual signal power level at the antenna
terminals of the RFI Classification System. If the IDA is
calibrated with a -60 dBm signal connected to the input of
the IF/Eetectcr leg amplifier circuitry, the question asked
is: What is the power level of the corresponding signal or
noise at the antenna terminals that would cause the baseline
reference counters, #1 and #2, to both count? The answer to
this question is determined by the aeasurement and
calibration cf the RF and IF system parameters, but in any
case the final IDA system calibration must be the full
utilization cf the RF/IF system gain, noise figure, Y
factor, and correction factors to provide an absolute power
label for the thresholds set in the LDA system. It should
be noted that different inputs such as Gaussian noise and
unmodulated CW signals result in different levels of
detected signal at the output of the leg amplifier,
therefore final baseline reference labeling must also
include correction factors for different types of signals





The operating procedures for the LEA are quite simple
and in general regnire only limited experience and general
LEA systen knowledge from the operator. The LDA systen may
be operated in either a manual or automatic mode and either
configuration requires minimal control manipulation and
adjustment. Ihe system configuration in general is at the
discretion cf the operator and where pertinent is governed
by the characteristics of the signals to be analized ty the
LEA. The procedures outlined in this Appendix are
applicable to the RFI Classification System for which the
OEA has been designed, and thus fellow guidelines
established ty expexience gained during initial system test
trials.
Ihe following pperating procedures are set forth to
perform the analysis of a narrow band cf signals withn one
of the sub-tands cf the 240 MHz to 400 MHz spectrum. Refer
to the Introduction for overall system hookup and the signal
processing flew.
A. Tune all filters utilized in the BFI Measurement
System ccnf iguratiovn to the frequency tand of interest.
This includes centering the manual and remotely tuned
bandpass filters (if used) at the center frequency and
tuning the manual and remotely tuned notch filters (if used)
away from the center freguency or on an interfering signal
to te notched cut cf the RE system.
64
E. Turn the IF system attenuation to 0.0 dB and select
the desired II system filter bandwidth (30,10 or 3 KHz).
Set the If gain as required to obtain the desired signal
level.
c. Select the appropriate bandwidth for the RF system
(1 or 10 MHz) en the RF/Blanker box. Select the appropriate
HP channel en the •Deck Control' box.
D. Set the synthesized local oscillator frequency
output tc 30 HHz telow the RF center frequency of interest.
Note: The II system bandwidth is 30 MHz at the input to the
IF amplifier.
E. Terminate the input antenna terminals with a 5C chm
lead by selecting NOISE DIODE ensuring that the noise diode
power is CEP.
F. With the meter input selected to LEVEL set the LEVEL
AE0UST ccntrcl on the LDA to obtain a 20.0 microamp reading
on the IEVEI »ETEE.
G. Eeturn the antenna terminals to the ANTENNA position
on the Eeck Ccntrol Box. At this point the reception of
signal aod/cr noise should be indicated in the form of a
greater Eeedle deflection on the level meter.
H. Select an amount of attenuation on the IF bcx to
reduce tte IEA IE.VEL meter reading to approximately 20.0
microamps. Ibis step ensures maximum dynamic range (counter
2 through 6) for subsequent analysis of the input signals
with the LIA. Note: Do net readjust the LEVEL ADJUST
ccntol en the LDA after the original setting was established
in step F.
I. Select the desired LDA PERIOD (1, 10, 100 or 1000
seconds) fcr the desired sampling time. Select the 3cB or
10 dfi level interval as desired cr as dictated hy the
dynamic range of the input signal.
J. Select the desired LDA CODE digit— this selection
has no effect en the analysis results.
K. Set up the tape recording system for legging
operation as fellows. Turn on the power to the tape
recorder, cata Test Circuit and the battery charging circuit
by flipping the snail toggle switch located on the rear
panel of the Deck Control Bex to the ON position. At this
tine the BED fewer light will be illuminated en the front
panel of the tape recorder. Access to the front panel is
gained by levering the hinged door on the frcnt panel of the
Beck Ccntrcl Box. After access has been gained to the
recorder frcrt panel a cassette tape may be inserted into
the cartridge slot in the recorder. Approximately 18
seconds after the cartridge is inserted the READY light on
the front panel of the recorder will illuminate. Legging
operation maj begin at this point and the recorder will log
several hours of data (approximately 2 million bits)
.
I. Ecr automatic operation select AUTC, and the system
will sanfle and record automatically with a period egual to
the selected PERIOD plus one second (all functions start and
stop in coincidence with the changes of unit seconds en the
digital clcck)
.
M. Fcr manual cperation select MANUAL and at the desired
tine push tie STAR1 pushbutton and hold it in fcr at least
one second. The system will sample fcr the selected period
of time, reccrd and then halt in an idle state.
N. The system may be stopped at any point in the
saapling cycle by depressing the BESET pushbutton. However,
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if flUlC has teen selected the system will start a subsequent
count cycle within one second after the reset buttcn is
released. If the manual mode is being used the systen will
reset and reaain in an idle state until the START buttcn is
pushed again.
0. At this point the actual LDA function has teen
performed, tut it is mandatory to log all pertinent system
conf iguraticr data. System gain (attenuation) , center
frequencies, filter bandwidths, local oscillator
frequencies, IEA periods, LDA level intervals and the time
of the evert should be appropriately logged to ensure that
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6pin ICs Vdd pin 16
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14 pin ICs Vdd pin 14
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